Dwarkesh Podcast cover image

Reiner Pope – Chip design from the bottom up

Dwarkesh Podcast

00:00

Loop feedback and clock constraints

They explore loops in logic, the difficulty of pipelining feedback paths, and how loops set clock limits.

Play episode from 43:48
Transcript

The AI-powered Podcast Player

Save insights by tapping your headphones, chat with episodes, discover the best highlights - and more!
App store bannerPlay store banner
Get the app