Moore's Lobby: Where engineers talk all about circuits cover image

Synopsys’ Stelios Diamantidis Is Bringing the Magic of AI To Chip Design

Moore's Lobby: Where engineers talk all about circuits

00:00

Evolution of Chip Design and Verification

This chapter explores the transformation of chip design verification from manual techniques to automated systems, emphasizing the creation of standards like System Verilog. It addresses the ongoing challenges in silicon lifecycle management and the importance of monitoring chips post-manufacturing. The speaker shares their journey at Synopsys, discussing the integration of AI and machine learning in enhancing design efficiency and the critical need for flexibility in the semiconductor industry.

Transcript
Play full episode

The AI-powered Podcast Player

Save insights by tapping your headphones, chat with episodes, discover the best highlights - and more!
App store bannerPlay store banner
Get the app