At Veridys we have developed some custom formal verifiers which help us more efficiently be able to perform the formal verification. There are ways that you can perform formal verification automatically but ZK kind of has some properties that make that difficult and so at this point formal verification is typically a manual process where you have to manually write out the proof. At the same time we have developed tools that use fuzzing in order to help identify problems in ZK circuits by let's say randomly mutating outputs for example. And then finally at Veridy we've also developed static analyzers in order to find bugs within the ZK circuits.

Get the Snipd
podcast app

Unlock the knowledge in podcasts with the podcast player of the future.
App store bannerPlay store banner

AI-powered
podcast player

Listen to all your favourite podcasts with AI-powered features

Discover
highlights

Listen to the best highlights from the podcasts you love and dive into the full episode

Save any
moment

Hear something you like? Tap your headphones to save it with AI-generated key takeaways

Share
& Export

Send highlights to Twitter, WhatsApp or export them to Notion, Readwise & more

AI-powered
podcast player

Listen to all your favourite podcasts with AI-powered features

Discover
highlights

Listen to the best highlights from the podcasts you love and dive into the full episode