Dwarkesh Podcast cover image

Reiner Pope – Chip design from the bottom up

Dwarkesh Podcast

00:00

MUX mechanics and gate-level costs

A concrete 2‑way and general n‑input MUX is built from AND/OR, illustrating n×p gate scaling for reads.

Play episode from 22:57
Transcript

The AI-powered Podcast Player

Save insights by tapping your headphones, chat with episodes, discover the best highlights - and more!
App store bannerPlay store banner
Get the app