Dwarkesh Podcast cover image

Reiner Pope – Chip design from the bottom up

Dwarkesh Podcast

00:00

Motivation for tensor cores and systolic arrays

Reiner explains how tensor cores/systolic arrays reduce expensive data movement by baking larger loops into hardware.

Play episode from 25:33
Transcript

The AI-powered Podcast Player

Save insights by tapping your headphones, chat with episodes, discover the best highlights - and more!
App store bannerPlay store banner
Get the app