Dwarkesh Podcast cover image

Reiner Pope – Chip design from the bottom up

Dwarkesh Podcast

00:00

Sizing trade-offs: systolic array vs register file

They discuss chip-area allocation trade-offs between large systolic arrays and flexible register files for workloads.

Play episode from 36:49
Transcript

The AI-powered Podcast Player

Save insights by tapping your headphones, chat with episodes, discover the best highlights - and more!
App store bannerPlay store banner
Get the app